REMARKS

Claims 10, 11, 24 and 25 have been withdrawn from consideration in response to the election of Group A. The specification has been replaced with the attached substitute specification. No new matter has been added.

Claims 13-14 have been rejected in under 35 USC 112, first paragraph. Claims 13 and 24 have been amended to conform with 35 USC 112, first paragraph. However, it is unclear what the Examiner means when stating "it is not seen that the specification enables a circuit having no elements to provide the recited operation." Clearly the specification enables the operation of the method in claims 13 and 14. If the Examiner still maintains the rejection of claims 13 and 14, Applicants would appreciate a more detailed explanation of the Examiner's concerns.

Claims 4-5, 9, 13-14, 18-23 and 27-28 have been rejected under 35 USC 112, second paragraph. The claims have been amended to conform with 35 USC 112, second paragraph.

Claims 1-9, 12-14 and 27-28 have been rejected under 35 USC 102(b) as anticipated by Hirano (U.S. Patent No. 5,694,445). The rejection is respectfully traversed.

Hirano discloses a semiconductor device provided with a charge-discharge capacitor and a plurality of charge collection capacitors which are respectively connected in parallel to the charge-discharge capacitor via switches. Referring, for example, to Figure 1 of Hirano, it is clear that switches ST1 and ST2 are connected to a common node N10, which connects to SD1, CR1, SC1, ST3 and ST4. In the claimed invention (as amended), on the other hand, switch S2 is connected to switch S1 at terminal H, and connects to an input of an amplifier that exhibits high impedance. Terminal L connects to an output of a signal source that exhibits low impedance. Additionally, in Hirano, clocking of the switches SC1, ST1, ST2, ST3, ST4 and SD1 occurs by non-overlapping clock signals, whereas, in the claimed invention, clocking of the switches S1 and S2 occurs by two phase-shifted clock signals. Finally, in Hirano, DC charge transfer takes place into the capacitors for the memory-cell-array operation. In the claimed invention, compensation of non-ideal charge injection and clock feed-through error are injected into the

capacitor at a high impedance node that is connected to the input of an amplifier that exhibits high impedance.

Since the recited structure and method are not disclosed by the applied reference, claims 1-9, 12-14 and 27-28 are patentable.

Claims 15-17 and 26 have been allowed.

In view of the foregoing, claims 1-9, 12-14 and 27-28 are in condition for allowance. An indication of the same is solicited.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "Version with markings to show changes made".

In the unlikely event that the transmittal letter is separated from this document and the Patent Office determines that an extension and/or other relief is required, Applicant(s) petition(s) for any required relief including extensions of time and authorizes the Assistant Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952** referencing docket no. <u>529002000100</u>.

Respectfully submitted,

Dated: March 28, 2003

Kevin R. Spivak

Registration No. 43,148

Morrison & Foerster LLP 1650 Tysons Boulevard

Suite 300

McLean, Virginia 22102 Telephone: (703) 760-7762

Facsimile: (703) 760-7777

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the Claims:

Please amend the claims as follows.

- 1. (Amended) A circuit <u>including an integrated circuit</u>, comprising:
- a first switching element coupled to a first terminal and a second terminal;
- a second switching element coupled to the first terminal; and
- a capacitor coupled between the second switching element and a ground or reference voltage.
- 2. (Amended) The circuit <u>including an integrated circuit</u> of claim 1, further comprising:
 - a first clock signal to switch the first switching element between high and low; and a second clock signal to switch the second switching element between high and low.
- 3. (Amended) The circuit <u>including an integrated circuit</u> of claim 2, wherein the second clock signal is the phase-shifted complementary signal of the first clock signal.
- 4. (Amended) The circuit including an integrated circuit of claim 1, wherein the first terminal is connected to an input of an amplifier that exhibits a high impedance, the second terminal is connected to an output of a signal source that exhibits a low impedance, and

the circuit operates to substantially null and cancel the charge injection and clock feed-through error voltage, respectively, which occurs when the first switching element at the first terminal is switched off, by absorbing the charge injection into the capacitor and by generating a compensation signal.

5. (Amended) The circuit <u>including an integrated circuit</u> of claim 4, wherein the circuit replaces a switching element in a switched network.

9. (Amended) The switching element of claim 8, wherein the another switching element is connected to a node in the switched network where a charge injection or a clock feed-through error voltage, caused by the switching off of the first switching element, is high.

12. (Amended) A method of nulling a charge, comprising:

switching a first switching element to off by turning a first clock signal to low, injecting a clock feed-through error voltage and <u>stored channel charges in the form of</u> charge injection into a first terminal, <u>which is connected to an input of an amplifier that exhibits a high impedance</u>; and

switching a second switching element to on by turning a second clock signal to high, nulling the <u>injected</u> clock feed-through error voltage and charge injection as a result of the opposite signal polarities and absorbing the charge injection into a capacitor, respectively.

(0° 13)

(Amended) A method of nulling a charge injection in a switched network, comprising:

injecting a terminal, which is connected to an input of an amplifier that exhibits a high impedance, with a stored channel charge and clock feed-through voltage, which occurs when a first switching element is switched off; and

nulling the charge and voltage injected into the terminal by absorbing the charge in a capacitor and canceling the voltage by a compensation signal with opposite polarity.

14. (Amended) The method of claim 13, wherein the injecting occurs at a first terminal which is connected to the input of the amplifier at a location exhibiting the high impedance, as a result of providing a first clock signal to a first switch such that the first switch is turned off, and

the nulling occurs as a result of providing a second clock signal to a second switch such that the second switch is turned on, resulting in the compensation signal.

- 15. (Amended) A circuit <u>including an integrated circuit</u>, comprising:
- a first switching element coupled to a first node and a second node;
- a second switching element coupled to the first node;
- a third switching element coupled to the second node;

- a first capacitor coupled between the second switching element and a ground or reference voltage; and
- a second capacitor coupled between the third switching element and the ground or reference voltage.
- 16. (Amended) The circuit <u>including an integrated circuit</u> of claim 15, further comprising:
- a first clock signal to switch the first switching element between high and low; and a second clock signal to switch the second and third switching elements between high and low.
- 17. (Amended) The circuit <u>including an integrated circuit</u> of claim 16, wherein the second clock signal is the phase-shifted complementary signal of the first clock signal.
- 18. (Amended) The circuit <u>including an integrated circuit</u> of claim 15, wherein the first node is <u>connected to an input of an amplifier that exhibits</u> a high impedance, the second node is <u>connected to the input of the amplifier that exhibits the</u> [a] high impedance [node],

the circuit operates to substantially null and cancel the charge injection and clock feed-through error voltage, respectively, which are caused by the switching off of the first switching element between the first and second nodes, by absorbing the charge injection into the first and second capacitors and by generating a compensation signal on the first and second nodes.

- 19. (Amended) The circuit <u>including an integrated circuit</u> of claim 18, wherein the circuit replaces a switching element in a switched network.
 - 20. (Amended) A switching element, comprising:

a circuit including a first switching element coupled to a first node, which is connected to input of an amplifier that exhibits a high impedance, and a second node, which is connected to the input of the amplifier that exhibits the high impedance, a second switching element coupled to the first node, a third switching element coupled to the second node, and a first capacitor

coupled between the second switching element and a ground or reference voltage, and a second capacitor coupled between the third switching element and the [a] ground or reference voltage.

- 21. (Amended) The switching element of claim 20, wherein the circuit substantially nulls a charge injection, when the first switching element between the first and second nodes is switched off, by absorbing the charge injection into the first and second capacitors and canceling the feed-through error voltage, when the first switching element between the first and second nodes is switched off, by generating a compensation signal with opposite polarity at the first and second nodes.
- 22. (Amended) The switching element of claim 21, wherein the circuit replaces another switching element in a switched network.
- 23. (Amended) The switching element of claim 22, wherein the another switching element is connected to a node in the switched network where a charge injection or a clock feed-through error voltage, caused by the switching off of the first switching element, is high.
 - 26. (Amended) A method of nulling a charge, comprising:

switching a first switching element to off by turning a first clock signal to low, injecting a clock feed-through error voltage and a <u>stored channel charges as</u> charge injection into a first node, <u>which is connected to an input of an amplifier that exhibits a high impedance</u> and a second node, <u>which is connected to the input of the amplifier that exhibits the high impedance</u>; and

switching a second switching element and a third switching element to on by turning a second clock signal to high, nulling the <u>injected</u> clock feed-through error voltage and charge injection as a result of the opposite signal polarities and absorbing the charge injection into a first capacitor and a second capacitor.

27. (Amended) A method of nulling a charge injection in a switched network, comprising:

injecting a first node, which is connected to an input of an amplifier that exhibits a high impedance, and a second node, which is connected to the input of the amplifier that exhibits the

high impedance, with a stored channel charge and clock feed-through voltage, which occurs when the first switching element is switched off; and

nulling the charge and voltage injected into the first and second nodes by absorbing the charge in a first capacitor and a second capacitor and canceling the voltage by a compensation signal with opposite polarity on the first and second nodes.

28. (Amended) The method of claim 27, wherein

the injecting occurs at the first and second node which are connected to an input of an amplifier that exhibits a high impedance, as a result of providing a first clock signal to a first switch such that the first switch is turned off, and

the nulling occurs as a result of providing a second clock signal to a second switch and a third switch such that the second and third switches are turned on, resulting in the compensation signal on the first and second nodes.

A METHOD FOR NULLING CHARGE INJECTION IN SWITCHED NETWORKS

TECHNICAL FIELD OF INVENTION

The invention relates to electronic circuits in switched networks, and in particular, to a system and method to overcome charge injection and clock feed-through error voltage caused by the turning-off charge of switched elements in switched networks.

BACKGROUND OF THE INVENTION

A fundamental problem in switched networks is the "charge injection" problem when switched elements utilizing metal-oxide-semiconductor (MOS) in a circuit network are switched off. Such a problem is described in Je-Hurn, Shieh, Mahesh Patil, Bing J. Sheu, "Measurement and Analysis of Charge Injection in MOS Analog Switches", IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 2, pp. 277-281, April 1987; George Wegmann, Eric A. Vittoz, Fouad Rahali, "Charge Injection in Analog MOS Switches". IEEE Journal of Solid-State Circuits, Vol SC-22, No. 6, pp. 1091-1097, December 1987. Redundant charges are injected into nodes, particularly for high impedance nodes, causing an erroneous voltage to appear at the circuit output. This erroneous voltage can be very large when amplified. These redundant charges typically result from two types of injection mechanisms. A first mechanism is caused by charges stored in MOS transistors when the channel is conducting (transistor is switched on). When switching off the transistor, the stored charges are forced to flow out of the channel, introducing redundant charges into the corresponding connecting nodes. A second mechanism, called a clock feed-through error, results from a clocking signal coupled to the connecting node via parasitic capacitors residing in the MOS transistor.

5

10

15

Fig. 1 illustrates a single N-channel enhancement mode MOS transistor (NMOS) switch in the prior art. In Fig. 1, an input signal to be switched is applied to the drain (D) terminal. The clock signal T is applied to the gate (G) terminal. The output signal is then available at the source (S) terminal when the switch is conducting (when clock T is high). In the following descriptions of switch configurations, the term "source" and "drain" are interchangeable, since the MOS transistor is a bilaterally symmetrical device. A terminal functions as a source or drain depending on the relative potential of the two terminals. If the N-channel transistor is formed in a N-substrate, a P-well is connected to the bulk terminal. Conversely, if the N-channel device is formed in a P-substrate, the P-substrate itself connects to the bulk. It is standard practice to connect all the P-wells in a Nsubstrate CMOS integrated circuit to the lowest voltage in the circuit. Hence, the bulk terminal will connect to ground or Vss. During the conduction of the NMOS switch, charges are stored in the conducting channel. When the switch is turned off (when clock T is low), the previously stored charges are forced to flow out to both sides of the source and drain terminals. The amount of charges injected depends on the impedance of each terminal. In addition, this single switch configuration is also subjected to clock feedthrough error.

Fig. 2 shows a complementary MOS (CMOS) switch comprised of a NMOS having its source (S) and drain (D) connected in parallel to the source and drain of a P-channel MOS (PMOS) in the prior art. Clock signals T1 and T2, applied to the respective gate (G) terminals, are out of phase with each other. Hence, when the switch is on, both transistors will be conducting at the same time. The advantage of using a CMOS switch is that the effect of charge injection in a NMOS transistor is cancelled by the

5

10

15

corresponding charge injection in a PMOS transistor when both devices turn off, provided the transistor is the same size. In practice, however, the net charge cancellation is difficult to achieve without additional clocking circuitry and a corresponding decrease in operating speed. If both transistors do not turn off at exactly the same time, the charge injected by the transistor turning off first will be swept through the transistor, which is still on, resulting in contribution of net charge injection. Furthermore, channel charge of a MOS device is a function of its threshold voltage as well as its size. It is well known that N-channel thresholds cannot be precisely the same absolute value as P-channel thresholds on a typical process. Hence, even the presence of opposite transition of clocking signals on a NMOS and a PMOS results in the parasitic capacitances on each transistor being different. Therefore, clock feed-through errors cannot be cancelled effectively.

A more effective method is to utilize dummy switches as illustrated in Fig. 3. Exemplary dummy switching techniques can be found in Christoph Erichenberger, Walter Guggenbuhl, "Dummy Transistor Compensation of Analog MOS Switches", IEEE Journal of Solid-State Circuits, Vol. 24, No. 4, pp. 1143-1145, August 1989; Christoph Erichenberger, Walter Guggenbuhl, "On Charge Injection in Analog MOS Switches and Dummy Switch Compensation Techniques", IEEE Transactions on Circuits and Systems, Vol. 37, No. 2, pp. 256-264, February 1990. The overall switch element consists of a main transistor switch (MM) and a dummy transistor switch (MD). The size of the dummy transistor switch is about half of the main transistor switch. The drain (D) and the source (S) terminals of the dummy transistor are shorted together and in turn connected to the source (S) of main transistor. The drain of the main transistor will

5

10

15

form the other signal terminal of the switch element. Clock signals T1 and T2, applied to the respective gate (G) terminals, are out of phase with each other. Hence, only one transistor is switched on at a time. The terminal where the dummy transistor resided will connect to the high impedance node of the circuit where the charge injection problem will occur, while the other signal terminal will connect to the low impedance node. When the main transistor is turned off, the dummy transistor is turned on, hence the previously stored charges in the main transistor switch are absorbed by the turning on of the dummy transistor. The "half-sized" dummy transistor technique assumed that half of the stored charges would be forced out on both sides of signal terminals from the main transistor. In practice, if the terminal impedances are unbalanced, the charge distribution will not be equal, resulting in some charges injected to the high impedance node. In addition, clock feed-through error will still prevail since the parasitic capacitances of the main and dummy transistors are different. Furthermore, matching the main and dummy transistors is not as good as matching two same-sized transistors.

Fig. 4 shows a schematic diagram of a charge injection compensating circuit in the prior art. Wei-Chen Shen, Yen-Bin Gu, Chu-Chang Lin, Min-Jer Chen, Po-Chin Hsu, Tien-Yu Wu, "Compensating Circuit for MOSFET Analog Switches", *US Patent 5479121*, 26th Dec. 1995 describes such a circuit. The circuit comprises a NMOS transistor switch M2 being connected in parallel to a capacitor C3. The drain of M2 is connected to capacitor C1, which is in series with C2. The source of M2 is connected to the other terminal of C2 which is connected to the gates of the CMOS inverting amplifier M3 and M4 at node B. The output of the CMOS inverting amplifier is connected back to the drain of M2. The gate of M2 is connected to the switching clock together with the

5

10

15

gate of the main NMOS transistor switch M1, whose drain is connected to the incoming signal. The source of M1 will form a node in between C1 and C2 at node A. Capacitors

C1, C2 and C3 each have a capacitance of at least 0.2pF, and the inverting amplifier has a

gain of at least 30dB. Since the gain of the CMOS inverting amplifier is significantly

greater, the parasitic capacitance has no effect on the error compensating characteristics

of the compensating circuit. In operation, the node A is connected at the point in the

circuit being compensated where the turn off charge causing the error is injected. There

is a turn off charge from M2, Q2, injected into node B and another turn off charge from

M1, Ql, into node A. The voltage at node A due to these charges is proportional to Q2

multiplied by the capacitance C1 subtracted from Q1 multiplied by the capacitance C3.

By properly choosing the values of C1 and C3, the voltage at the node A due to turn off

charges can be made zero or nearly zero. Often Ql and Q2 are equal so that Cl and C3

are chosen to be equal. However, this compensation circuit still suffers from clock feed-

through error because the clocking of the main and compensation switches are coming

from the clock. Moreover, as the compensation circuit consists of many components and

an amplifier, it will occupy much larger area and higher power consumption as compared

to the previous three prior arts.

5

10

SUMMARY OF THE INVENTION

In one embodiment of the invention, there is a circuit that includes, for example, a first switching element coupled to a first terminal and a second terminal, a second switching element coupled to the first terminal and a capacitor coupled between the second switching element and a ground or reference voltage.

In one aspect of the invention, there is a first clock signal to switch the first switching element between high and low and a second clock signal to switch the second switching element between high and low.

In another aspect of the invention, the first terminal is a high impedance node, the second terminal is a low impedance node, and the circuit operates to substantially null and cancel the charge injection and clock feed-through error voltage, by absorbing the charge injection into the capacitor, and by generating a compensation signal with opposite polarity, respectively.

In still another aspect of the invention, the circuit replaces a switching element in a switched network.

In another embodiment of the invention, there is a switching element that includes, for example, a circuit including a first switching element coupled to a first terminal and a second terminal, a second switching element coupled to the first terminal, and a capacitor coupled between the second switching element and a ground or reference voltage.

In one aspect of the invention, the circuit substantially nulls a charge injection by absorbing the charge injection into the capacitor and canceling the clock feed-through

5

10

error voltage by generating a compensation signal with opposite polarity at the first

terminal.

5

10

15

20

In another aspect of the invention, the circuit replaces another switching element

in the switched network.

In still another aspect of the invention, the another switching element is at a

location in the switched network where a charge injection or a clock feed-through error

voltage is high.

In still another embodiment of the invention, there is a method of nulling a charge

injection and a clock feed-through error voltage in a switched network. The method

includes, for example, replacing at least one switching element in the switched network

with a nulling circuit, the nulling circuit nulling the charge injection by absorbing the

charge injection into a capacitor.

In one aspect of the invention, the method further includes generating a

compensation signal such that the clock feed-through error voltage has been removed.

In yet another embodiment of the invention, there is a method of nulling a charge.

The method includes, for example, switching a first switching element to off by turning a

first clock signal to low, injecting a clock feed-through error voltage and a charge

injection into a first terminal, and switching a second switching element to on by turning

a second clock signal to high, canceling the clock feed-through error voltage and nulling

the charge injection as a result of the opposite signal polarities and absorbing the charge

injection into a capacitor, respectively.

In another embodiment of the invention, there is a method of nulling a charge

injection in a switched network. The method includes, for example, injecting a node with

a stored channel charge and clock feed-through voltage, and nulling the charge and

voltage injected into the node by absorbing the charge in a capacitor and removing the

clock feed-through error voltage by generating a compensation signal with opposite

polarity.

5

10

15

20

In one aspect of the invention, the injecting occurs as a result of providing a first

clock signal to a first switch such that the first switch is turned off, and the nulling occurs

as a result of providing a second clock signal to a second switch such that the second

switch is turned on, resulting in the compensation signal.

In one embodiment of the invention, there is a circuit that includes, for example, a

first switching element coupled to a first node and a second node, a second switching

element coupled to the first node, a third switching element coupled to the second node,

and a first capacitor coupled between the second switching element and a ground or

reference voltage, and a second capacitor coupled between the third switching element

and a ground or reference voltage.

In one aspect of the invention, there is a first clock signal to switch the first

switching element between high and low and a second clock signal to switch the second

and third switching elements between high and low.

In another aspect of the invention, the first node is a high impedance node, the

second node is a high impedance node, and the circuit operates to substantially null and

cancel the charge injection and clock feed-through error voltage, by absorbing the charge

injection into the first and second capacitors, and by generating a compensation signal

with opposite polarity at the first and second nodes, respectively.

Atty Docket: 509702000100 Substitute Specification Marked Version

In still another aspect of the invention, the circuit replaces a switching element in a switched network.

In another embodiment of the invention, there is a switching element. The switching element includes, for example, a circuit including a first switching element coupled to a first node and a second node, a second switching element coupled to the first node, a third switching element coupled to the second node, and a first capacitor coupled between the second switching element and a ground or reference voltage, and a second capacitor coupled between the third switching element and a ground or reference voltage.

In one aspect of the invention, the circuit substantially nulls a charge injection by absorbing the charge injection into the first and second capacitors and canceling the clock feed-through error voltage by generating a compensation signal with opposite polarity at the first and second nodes.

In another aspect of the invention, the circuit replaces another switching element in the switched network.

In still another aspect of the invention, the another switching element is at a location in the switched network where a charge injection or a clock feed-through error voltage is high.

In still another embodiment of the invention, there is a method of nulling a charge injection and a clock feed-through error voltage in a switched network. The method includes, for example, replacing at least one switching element in the switched network with a nulling circuit, the nulling circuit nulling the charge injection by absorbing the charge injection into a first capacitor and a second capacitor.

5

10

15

In one aspect of the invention, the method further includes generating a

compensation signal at a first node and a second node such that the clock feed-through

error voltage has been removed.

5

10

15

20

In yet another embodiment of the invention, there is a method of nulling a charge.

The method includes, for example, switching a first switching element to off by turning a

first clock signal to low, injecting a clock feed-through error voltage and a charge

injection into a first node and a second node, and switching a second switching element

and a third switching element to on by turning a second clock signal to high, canceling

the clock feed-through error voltage and nulling the charge injection as a result of the

opposite signal polarities and absorbing the charge injection into a second capacitor and a

third capacitor, respectively.

In another embodiment of the invention, there is a method of nulling a charge

injection in a switched network. The method includes, for example, injecting a first node

and a second node with a stored channel charge and clock feed-through voltage, and

nulling the charge and voltage injected into the first and second nodes by absorbing the

charge in a first capacitor and second capacitor and removing the clock feed-through

error voltage by generating a compensation signal with opposite polarity at the first and

second nodes.

In one aspect of the invention, the injecting occurs as a result of providing a first

clock signal to a first switch such that the first switch is turned off, and the nulling occurs

as a result of providing a second clock signal to a second switch and a third switch such

that the second and third switches are turned on, resulting in the compensation signals.

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 illustrates a single N-channel enhancement mode MOS transistor (NMOS) switch in the prior art.
- Fig. 2 shows a complementary MOS (CMOS) switch comprised of an NMOS having a source and drain connected in parallel to the source and drain of a P-channel MOS (PMOS) in the prior art.
 - Fig. 3 illustrates a dummy switch in the prior art.
 - Fig. 4 shows a schematic diagram of a charge injection compensating circuit in the prior art.
- Fig. 5 illustrates an exemplary injection nulling switch according to a first embodiment of the present invention.
 - Fig. 6 illustrates an exemplary injection nulling switch <u>according to another</u> embodiment of the present invention using three switches and two capacitors.
 - Fig. 7a shows a sample-and-hold circuit using an ideal switch.
- Fig. 7b shows a sample-and-hold circuit using an dummy switch.
 - Fig. 7c shows a sample-and-hold circuit using a single NMOS switch.
 - Fig. 7d shows a sample-and-hold circuit using an injection-nulling switch.
 - Fig. 8 illustrates simulation results of the exemplary circuit.
- Fig. 9 shows experimental results of sample-and-hold circuit using single NMOS switch.
 - Fig. 10 shows experimental results of sample-and-hold circuit using the exemplary circuit (injection-nulling switch).
 - Fig. 11 shows a schematic diagram of simple switched-capacitor gain circuit.

- Fig. 12 illustrates simulation results of simple switched-capacitor gain circuit.
- Fig. 13 shows a schematic diagram of summing circuit.
- Fig. 14 shows simulation results of summing circuit.
- Fig. 15 shows a schematic diagram of capacitive-reset gain circuit.
- Fig. 16 illustrates simulation results of capacitive-reset gain circuit.
 - Fig. 17 shows a schematic diagram of accelerometer sensing amplifier utilizing the capacitive-reset gain circuit of Fig. 15.
 - Fig. 18 illustrates simulation results of accelerometer sensing amplifier utilizing the capacitive-reset gain circuit of Fig. 15.
- Fig. 19 shows a schematic diagram of a typical 4-bit digital-to-analog converter using a switched-capacitor technique.
 - Fig. 20 shows the simulation results of a typical 4-bit digital-to-analog converter using a switched-capacitor technique.
 - Fig. 21 shows a schematic diagram of a switch sharing low-pass filter circuit.
- Fig. 22 shows simulation results of a switch sharing low-pass filter circuit.

DETAILED DESCRIPTION OF THE INVENTION

Fig. 5 illustrates an exemplary injection nulling switch of the present invention, which describes the first embodiment. Two switched elements, S1 and S2, are connected together at terminal H. The other terminal of switched element S2 is connected to a capacitor C, which is connected to ground or a reference voltage. The clock signals T and Tn switching the element S1 and S2, respectively, are shown in the clocking sequence diagram of Fig. 5. Terminal H is connected to the high impedance node and has a charge injection and clock feed-through error, while terminal L is connected to the low impedance node. The switched elements can be of any MOS switches described, for example, in the prior art. However, the simplest configuration is to use a single NMOS transistor for the switched element S1 and S2. The size of the switched elements can be of minimum size and the value of the capacitor C can be around 1 pF.

Operation of the circuit is based on two phases, the injection phase and the nulling phase. At the start of the injection phase, switched element S1 is turned off (T is low), resulting in a clock feed-through error, and previously stored channel charges are injected into high impedance node at terminal H. The redundant charges injected by switched element S1 are allowed to settle during the injection phase. The settling of injected charges is important in the completion of the nulling of these redundant charges during the nulling phase. On entering the nulling phase, the switched element S2 is turned on (Tn is high). This turning-on action of S2 (clock from low to high) generates a compensation signal with opposite polarity that nulls the clock feed-through error caused by turning-off of S1 (clock from high to low) as both the clocking signals are of opposite polarity. The nulling switch can achieve a complete nulling of the clock feed-through

5

10

15

error since the parasitic capacitances of the switches are the same. The previously stored channel charges injected into the high impedance node are also absorbed by the capacitor C when S2 is switched-on. At the end of the nulling phase, a sampled output is taken, which is free of clock feed-through error voltage and the injection of channel charges. The subsequent turning-off action in switch element S2 will not create any charge injection since switched element S1 is already turned on at that time. The clock feed-through error and charges injected by switched element S2 is absorbed by the low

The invention can also be extended to the topology of a switch element (or circuit or method) having the nulling capabilities on both sides of the main switch element S1 which is connected to node N1 and node N2, as illustrated in Fig. 6. On both sides of the main switch element S1, there are two nulling branches, with each comprising of a switched element (S2 and S3) being connected to the respective capacitor (C2 or C3). Fig. 6 illustrates an exemplary injection nulling switch of the present invention as an alternative to Fig. 5 if both sides of a switch suffer from charge injection and/or clock feed-through problems. A switched element S1 is connected between a first node N1 and second node N2. A second switched element S2 is connected to N1 and to a capacitor C2, which is in turn connected to ground or a reference voltage. A third switched element, S3, is connected to N2 and to a capacitor C3, which is in turn connected to ground or a reference voltage. The clock signals T switching the switched element S1 and Tn switching the switched elements S2 and S3, are shown in the clocking sequence diagram of Fig. 6. Node N1 and node N2 is connected to the high impedance node that has a charge injection and/or clock feed-through error. The switched elements can be of any

5

10

15

20

impedance node at terminal L.

MOS switches described, for example, in the prior art. However, the simplest

configuration is to use a single NMOS transistor for the switched elements S1, S2 and S3.

The size of the switched elements can be of minimum size and the value of the capacitors

C2 and C3 can be around 1 pF. The operation is similar to the circuit in Fig. 5 except that

the nulling of charge injection and cancellation of clock feed-through error take effect on

both side of the switched element S1, which is at node N1 and N2.

The injection-nulling switch of the present invention has very wide applications.

It can be applied to any switched network by replacing any switch element in the

switched network, particularly in critical areas where charge injection and/or clock

feed-through problems are of concern. The injection-nulling switch is considered a

switch to improve the conventional techniques described above from five to an order and

It is particularly useful for high-precision applications in low-cost above.

implementation, and achieves a variety of important results.

The following will illustrate the application of injection-nulling switch (Fig. 5) to

an exemplary number of switched networks. To show the effectiveness of the injection-

nulling switch, the same circuit is simulated with an ideal switch and a dummy switch,

which is described in the prior art. The ideal switch is modeled as a voltage dependent

resistor having an on-resistance of 1x10⁻³ ohms and an off-resistance of 1x10¹⁵ ohms.

The results are plotted on the same curve for comparison. For purposes of the examples,

the circuits described herein are operated in a single 5V supply and have their analog

ground connected to 2.5V reference. For simplicity in explanation, the term "redundant

charges" will mean both the previously stored channel charges injection and clock feed-

through error.

15

5

10

15

Fig. 7a shows a conventional open-loop sample-and-hold circuit. This circuit is often used to demonstrate problems associated with charge injections and to compare the effectiveness of the charge injection compensation circuits. The circuit comprises a sampling switch, a holding capacitor and a buffer. The sampling switch samples the input signal and stores its value in the holding capacitor during the sampling period when the switch is closed. The actual output is taken from the buffer at the end of the holding period when the switch is turned off. Hence, error voltage would appear during the output period as the turning-off switch injects redundant charges into the high impedance node of the buffer. To compare the compensation effectiveness of the injection-nulling switch, three circuits are simulated with input signals set to 2.7V, a holding capacitor of about 1 pF and a sampling switch using an ideal switch (Fig. 7a), a dummy switch (Fig. 7b) and an injection-nulling switch (Fig. 7d). The terminal H in the dummy switch or in the injection-nulling switch is connected to the high impedance node of the circuit, which is the input of the buffer. Terminal L, on the other hand, is connected to the input signal. Each of the switch elements (S1 and S2) for the injection-nulling switch is implemented using a single NMOS. The clocks T and Tn, as illustrated in Fig. 5, are performed by T2 and T2db (Fig. 7d) in the circuit, respectively. One end of the capacitor C (value of about 1pF) that is connected to a reference voltage is tied to the analog ground. These connections are maintained for each of the embodiments described below, and are used for exemplary purposes. Fig. 8 illustrates the simulation results of the three described circuits. It can be seen that during the nulling phase (T2db on), the redundant charges injected previously by turning off the switch S1 (T2 off) are nulled by the action of turning on the switch S2 (T2db on) and absorbing them into the capacitor (comparing

5

10

15

the curve of the ideal switch). As for the dummy switch, the charge injection remains. The inaccuracy (15nV) of the output is caused by the offset of the buffer. The percentage error caused by the switches are indicated in the plots by 'DS Error' and 'INS Error' where 'DS Error' means percentage error caused by the dummy switch and 'INS Error' indicates the percentage error due to injection-nulling switch.

The sample-and-hold circuit is also implemented using discrete components to demonstrate the effectiveness of the injection-nulling switch experimentally. The discrete-type switches are implemented, in the preferred embodiment, using for example a "quad analog switch with level translator", the holding capacitance Ch and the capacitance of the injection-nulling switch capacitor C is set to 220pF (Fig. 7d) and the input voltage is set to 3.5V. Since there is no half-sized analog switch in the "quad analog switch with level translator", the experimental results are compared between the circuit using a single NMOS switch (Fig. 7c) and the circuit using the injection-nulling switch (Fig. 7d). The experimental result for a single NMOS switch is shown in Fig. 9, while an injection-nulling switch is shown in Fig. 10. The results are captured using, for example, a mixed-signal oscilloscope, which enables the error voltage to be amplified onto the screen. From Fig. 9, it can be seen that the circuit using a single NMOS switch has a charge injection error voltage of about 23.12mV, while from Fig. 10, the injection error voltage due to the injection-nulling switch is only about 1.875mV (during the nulling phase). The percentage error caused by the single switch is indicated by 'SS Error'. Hence, it is demonstrated that the injection-nulling switch solves the charge injection problem very effectively. The results in Fig. 9 and Fig. 10 show not only the

5

10

15

clocking sequence of T2 and T2db, they also indicate the T1 clock sequence (non-overlapping of T2) that will be used to describe the operation of the following circuits.

Fig. 11 shows a simple switched-capacitor gain stage. The voltage across the feedback capacitor, Cf, is reset on each T2. While on T1, the output voltage charges Cf to balance the charging current flowing across Cl at the same time. At the end of T1, the output voltage is related to the input voltage by

$$Vout = -\frac{C1}{Cf}Vin \tag{1}$$

To simulate this circuit, Cl and Cf values are set to about 1pF. A simple twostage opamp is used (this two-stage opamp is used in the various circuits throughout this document except for the fully differential opamp configuration, and are merely exemplary) and Vin is set to 2.3V. Hence, the ideal output voltage will be 2.7V with analog ground at 2.5V. Switches are implemented using CMOS switches, in the preferred embodiment, except the critical switch (SWc) connected between node A and Vout. The comparison is performed with the critical switch (SWc) replaced by the ideal switch, a dummy switch (terminal H connected to node A, terminal L connected to Vout), and an injection-nulling switch (terminal H connected to node A, terminal L connected to Vout) forming three different circuits. The simulation results of the three circuits are plotted as illustrated in Fig. 12. During the nulling phase, the output voltage of the circuit using the injection-nulling switch is equal to the output voltage of the circuit using the ideal switch and is free of redundant charge injection. The inaccuracy is due to the ineffective offset cancellation and the finite gain error of the opamp. Using an INS is far more effective than using a dummy switch and is comparable to an ideal switch.

5

10

15

Fig. 13 shows a switched-capacitor summing circuit. Similar to the above gain stage, the critical switch (SWc) between node A and Vout clears the charge of the feedback capacitor Cf on each T2. At the end of T1, the output voltage will be the sum of the input voltages as a ratio given as

$$Vout = -\left[\frac{C1}{Cf}Vin1 + \frac{C2}{Cf}Vin2\right]$$
 (2)

Fig. 14 shows the results of three different circuits with the critical switch (SWc) replaced by an ideal, a dummy and an injection-nulling switch. In this example, Cl and Cf equal 1pF, C2 equals 40fF, Vin1 equals 2.4V and Vin2 equals 0V. All other switches are implemented using a CMOS switch. Hence, the output voltage is 2.7V having an analog ground at 2.5V. Operation of the circuit at these levels demonstrates that the injection-nulling switch effectively nulls the redundant charges injected to the high impedance node A; and the output voltage of the circuit using the injection-nulling switch is exactly equal to that of the ideal switch during the nulling phase.

The capacitive-reset gain circuit is shown in Fig. 15. The output of this circuit will be more accurate compared to the circuit in Fig. 11 because it improves the offset and finite gain error of the opamp and relaxes the slew-rate of the opamp by adding the holding capacitor Ch. With the same conditions as those used in Fig. 11 and Ch set to 1pF, the ideal output voltage will be 2.7V. The critical switch (SWc) connected between node A and node A1 is simulated with an ideal, a dummy and an injection-nulling switch. The results of operating the circuit are plotted in Fig. 16. Additional results to the actual output voltage can be seen in the circuit with an ideal switch and an injection-nulling switch during the nulling phase.

10

15

Fig. 17 shows an accelerometer sensing amplifier utilizing the capacitive-reset gain circuit of Fig. 15. The output voltage is determined by

$$Vout = -\left(\frac{C1 - C2}{Cf}\right)Vin \tag{3}$$

In this example, Cl is set to 585fF, C2 is set to 715fF, Cf is set to 650fF, Ch is set to 1pF, +Vin is set to 2.6V and -Vin is set to 2.4V. The ideal output voltage will be 2.7V. Similarly, three circuits having an ideal switch, a dummy switch and an injection-nulling switch replace the critical switch (SWc) between node A and node A1 are simulated. Operation of the three circuits are plotted in Fig. 18. The output voltage of the circuit using an injection-nulling switch is equal to the circuit using an ideal switch during the nulling phase.

Fig. 19 shows the schematic of a typical 4-bit digital-to-analog converter using a switched-capacitor technique. The binary weighted capacitor chain is connected between the input reference signal and the capacitive-reset gain circuit amplifier. A selection of the 4-bit binary code will generate an analog output voltage related to the following equation.

Vout =
$$-[(8*b3)+(4*b2)+(2*b1)+b0](\frac{C}{Cf})Vin$$
 (4)

where b0, b1, b2, b3 are either 0 or 1.

To simulate the circuit, Cf is set to 4pF, C is set to 250fF, Vin is set to 2.18V and the binary code [b3b2b1b0] = [1010]. The ideal output voltage will be 2.7V. The critical switch (SWc) between node A and node A1 is replaced by an ideal switch, a dummy switch and an injection-nulling switch to obtain the simulation results in Fig. 20. The redundant charges injected into high impedance node A are nulled by the injection-

5

10

15

nulling switch in the nulling phase, causing the output voltage to be equal to the circuit using the ideal switch.

The injection-nulling switch can also be applied to a switched-capacitor filter. Fig. 21 illustrates a switch sharing first-order switched-capacitor low-pass filter. The switches SW1 and SWc are shared between C2 and C3. The discrete-time transfer function of the low-pass filter is given as

$$H(z) = \frac{Vout(z)}{Vin(z)} = -\frac{\left(\frac{C1+C2}{CA}\right)z + \frac{C1}{CA}}{\left(1+\frac{C3}{CA}\right)z - 1}$$
(5)

In order to compare the compensation effectiveness of the switches, the output signal should be at a stable voltage. Hence, the input signal is chosen to be a direct-current (DC) voltage of 2.4V. The capacitors are chosen to have values of l0pF. The critical switch (SWc) between node A and node A1 is replaced by an ideal switch, a dummy switch and an injection-nulling switch for simulation with node A as high impedance node. Simulation results from operation of the circuit are shown in Fig. 22. From the diagram, it can be computed that the error caused by the injection-nulling switch is about 0.1843% (taking the ideal switch result as reference), while the error caused by the dummy switch is around 1.0466%. Hence, the injection-nulling switch still has an approximate of 5.7 times of improvement over that of the dummy switch.

5

10